An inverse method to determine parasitics of power interconnections in high speed electronics

摘要

In computing parasitics of power interconnections to driving circuits in high speed electronics the two-dimensional integral of the measured voltage drops has to be computed, which makes the numerical results unreliable. In this paper we reduce the problem to the computation of a special single dimensional integral, which makes the method applicable in practical situations. A numerical example illustrates the methodology.