An efficient single unit T-box/T-1-box implementation for 128-bit AES on FPGA.评价结果

评估详情